Difference between revisions of "CSC270 Memory-Mapped I/O Exercises"
(→Option 1: Parallel-Write Port) |
|||
| (2 intermediate revisions by the same user not shown) | |||
| Line 7: | Line 7: | ||
==Option 1: Parallel-Write Port== | ==Option 1: Parallel-Write Port== | ||
| − | [[Image:CSC270 2 Bit IO.png| | + | [[Image:CSC270 2 Bit IO.png|700px]] |
<br clear="all" /> | <br clear="all" /> | ||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
==Option 2: Individually accessible bits== | ==Option 2: Individually accessible bits== | ||
| − | [[Image:CSC270 2 Bit IO.png| | + | [[Image:CSC270 2 Bit IO.png|700px]] |
<br /> | <br /> | ||
[[Category:CSC270]][[Category:Exercises]] | [[Category:CSC270]][[Category:Exercises]] | ||
Latest revision as of 10:08, 6 April 2011
--D. Thiebaut 11:01, 6 April 2011 (EDT)
Exercises
- Design a 2-bit Output port and attach it to the 6811.
Option 1: Parallel-Write Port
Option 2: Individually accessible bits
