Difference between revisions of "CSC270 Memory-Mapped I/O Exercises"
(→Option 1: Parallel-Write Port) |
(→Option 1: Parallel-Write Port) |
||
| Line 10: | Line 10: | ||
<br clear="all" /> | <br clear="all" /> | ||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
==Option 2: Individually accessible bits== | ==Option 2: Individually accessible bits== | ||
Revision as of 10:07, 6 April 2011
--D. Thiebaut 11:01, 6 April 2011 (EDT)
Exercises
- Design a 2-bit Output port and attach it to the 6811.
Option 1: Parallel-Write Port
Option 2: Individually accessible bits
