Difference between revisions of "CSC270 Memory-Mapped I/O Exercises"
(→Option 1: Parallel-Write Port) |
(→Option 1: Parallel-Write Port) |
||
| Line 26: | Line 26: | ||
<br /> | <br /> | ||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
| + | |||
| + | <br /> | ||
<br /> | <br /> | ||
Revision as of 10:07, 6 April 2011
--D. Thiebaut 11:01, 6 April 2011 (EDT)
Exercises
- Design a 2-bit Output port and attach it to the 6811.
Option 1: Parallel-Write Port
Option 2: Individually accessible bits
