Difference between revisions of "Update on Road to Parallelism"
(→Researchers give update on road to parallelismEETimes.com, 3/19/10) |
(→Researchers give update on road to parallelismEETimes.com, 3/19/10) |
||
| Line 1: | Line 1: | ||
| − | ==[http://www.eetimes.com/showArticle.jhtml;jsessionid=GOPEN4O54QUNHQE1GHPSKHWATMY32JVN?articleID=224000194 Researchers give update on road to parallelism]< | + | ==[http://www.eetimes.com/showArticle.jhtml;jsessionid=GOPEN4O54QUNHQE1GHPSKHWATMY32JVN?articleID=224000194 Researchers give update on road to parallelism]<P>[http://eetimes.com EETimes.com], 3/19/10== |
:From the [http://www.eetimes.com EETimes.com]: "The center consists of 18 principal investigators, two research programmers and 33 graduate assistants. It parallels industry-funded work going on in separate centers at Berkeley and Stanford. All three efforts aim to beat a path to the kinds of parallel applications, tools and silicon architectures that programmers will need to harness tomorrow's chips." | :From the [http://www.eetimes.com EETimes.com]: "The center consists of 18 principal investigators, two research programmers and 33 graduate assistants. It parallels industry-funded work going on in separate centers at Berkeley and Stanford. All three efforts aim to beat a path to the kinds of parallel applications, tools and silicon architectures that programmers will need to harness tomorrow's chips." | ||
Latest revision as of 19:39, 25 March 2010
Researchers give update on road to parallelismEETimes.com, 3/19/10
- From the EETimes.com: "The center consists of 18 principal investigators, two research programmers and 33 graduate assistants. It parallels industry-funded work going on in separate centers at Berkeley and Stanford. All three efforts aim to beat a path to the kinds of parallel applications, tools and silicon architectures that programmers will need to harness tomorrow's chips."
- "The summit gave updates on three separate processor projects, two of them still in an early stage of defining their architectures. All three are attempts to test out new concepts for a coming world of general-purpose chips built up from hundreds of cores."
- Read more here...
