Difference between revisions of "CSC270 Class Page 2009"

From dftwiki3
Jump to: navigation, search
(Weekly Schedule)
(Weekly Schedule)
Line 22: Line 22:
 
|width="15%"| Week 1 <br /> 1/26  
 
|width="15%"| Week 1 <br /> 1/26  
 
|width="60%"|
 
|width="60%"|
* Introduction to the semester
+
 
 +
* '''Monday''': Introduction to the semester
 
** Syllabus
 
** Syllabus
 
** Overview of the class
 
** Overview of the class
Line 28: Line 29:
 
** sequential logic( 1/4)
 
** sequential logic( 1/4)
 
** microprocessor logic (1/2)
 
** microprocessor logic (1/2)
* [http://en.wikipedia.org/wiki/Boolean_algebra_(structure) Boolean Algebra]
+
** [http://en.wikipedia.org/wiki/Boolean_algebra_(structure) Boolean Algebra]
* Truth tables
+
** Truth tables
* Boolean functions
+
** Boolean functions
 +
* '''Wednesday''':
 +
** boolean functions
 +
** canonical forms: the minterm canonical form
 +
** exercises
 +
** examples of [http://klabs.org/history/ech/agc_schematics/index.htm schematics] from Nasa
 +
** logic gates
 +
*** and gate (7408)
 +
*** or gate (7432)
 +
*** not gate (7404)
 
----
 
----
 
* [[CSC270_Lab_1 | Lab #1 ]]
 
* [[CSC270_Lab_1 | Lab #1 ]]

Revision as of 08:36, 28 January 2009

Back to Main Page for CSC270


Prof

Dominique Thiébaut email
Dept. Computer Science
McConnell Hall, 208.
Telephone: 3854
Office hours MW 10:30-12:00, W 1-3, and by appointments

Weekly Schedule

Week Topics Reading
Week 1
1/26
  • Monday: Introduction to the semester
    • Syllabus
    • Overview of the class
    • combinational logic (1/4)
    • sequential logic( 1/4)
    • microprocessor logic (1/2)
    • Boolean Algebra
    • Truth tables
    • Boolean functions
  • Wednesday:
    • boolean functions
    • canonical forms: the minterm canonical form
    • exercises
    • examples of schematics from Nasa
    • logic gates
      • and gate (7408)
      • or gate (7432)
      • not gate (7404)

  • Binary numbers
  • Boolean algebra and Logic Gates
  • Basic theorems
  • Truth tables
  • Boolean functions
  • Canonical forms
Week 2
2/2
  •  

  •  
  •  
Week 3
2/9
  •  

  •  
  •  


Week 4
2/16
  • 2/16  
  • 2/18 Rally Day, No Class

  •  
  •  
Week 5
2/23
  •  

  •  
  •  


Week 6
3/2
  •  

  •  
  •  
Week 7
3/9
  •  
  • 3/11 Midterm Exam

  •  
  •  


Week 8
3/16

SPRING BREAK

 

Week 9
3/23
  •  

  •  
  •  


Week 10
3/30
  •  

  •  
  •  
Week 11
4/6
  •  

  •  
  •  


Week 12
4/13
  •  

  •  
  •  
Week 13
4/20
  •  

  •  
  •  
Week 14
4/27
  •  
  • 4/29: 1-week Take-Home Final Exam

  •  
  •  



Back To Main Page


Links and Resources

Software

Pspice9.jpg

PSpice 9

  • Pspice 9, Student version. An nice alternative to drawing schematics by hand.
  • This is a Windows version. (I have tried to make it work under wine/Mac OS X but haven't been able to make it load the libraries correctly)
  • Make sure you select the schematics option when installing the software.
  • Select Tools/Schematics when starting the editor
  • The schematics editor is located in C:\Program Files\OrCAD_Demo\PSpice\PDesign.exe upon installation.
  • Download here!
  • PSpice Tutorial

Integrated Circuit Data-Sheets

Ic.jpg

Motorola 68HC11 Documentation

6811.jpg
  • Good source of info on the 6811.
  • 6811 FAQs.
  • The official Motorola | 68HC11A8 Data Sheet. Fairly cryptic...
  • A Motorola 6811 Manual. It is a nicely written refresher on many concepts of assembly language applied to the 6811.
    • Check Section 3.2 on addressing modes (inherent, direct, extended, indexed, relative).
    • Get a refresher for the different instruction types (arithmetic, shifts, control, etc) in Section 3.4.
    • The condition code register is covered in Section 3.5.
  • M68HC11 Technical Reference, Motorola
    • Section 6.5 shows the instructions in logical groups.
  • M68HC11 Pocket Reference.
    • Very useful, on Page 15, a list of all the opcodes supported by the 6811, in numerical (hex) order.
  • 68HC11A8 Technical Reference: a hardware and engineering description. of the 6811, its ports, and how it operates.
    • See Section 10 for a cycle-by-cycle description of the execution of each instruction.
    • See Appendix A, Figure A-14 for the timing diagram of a typical (multiplexed expansion) memory access.





Back To Main Page