Difference between revisions of "CSC231 Lab 3 (Digital Electronics)"
(→3-Bit Adder) |
(→3-Bit Adder) |
||
| Line 64: | Line 64: | ||
==3-Bit Adder== | ==3-Bit Adder== | ||
| − | * Write down all 8 additions of 3 bits, and show the two bits that result: ''Carry'' and ''Sum'' | + | * Write down all 8 possible additions of 3 bits, and show the two bits that result: ''Carry'' and ''Sum'', in a manner similar to the example below |
0 | 0 | ||
| Line 71: | Line 71: | ||
------ | ------ | ||
X X | X X | ||
| + | |||
| + | |||
| + | * Fill out the truth table below where '''a''', '''b''', and '''d''' are the three bits that are added together, '''C''' is the carry, and '''S''' the sum. | ||
| + | |||
| + | |||
| + | |||
| + | <code><pre> | ||
| + | a b d | C S | ||
| + | -----------+-------- | ||
| + | 0 0 0 | | ||
| + | 0 0 1 | | ||
| + | 0 1 0 | | ||
| + | 0 1 1 | | ||
| + | 1 0 0 | | ||
| + | 1 0 1 | | ||
| + | 1 1 0 | | ||
| + | 1 1 1 | | ||
| + | </pre></code> | ||
==EXPERIMENT #2: INTEGRATED CIRCUITS AND LOGIC GATES== | ==EXPERIMENT #2: INTEGRATED CIRCUITS AND LOGIC GATES== | ||
Revision as of 11:37, 16 September 2010
Back to the weekly schedule
Contents
Electronics Lab #3
© D. Thiebaut, 2010
Data Sheets
If you need to refer to the data sheets of various chips during the lab, you can click on any of the links below: If the datasheets haven't been printed yet, print a set from these links: 74LS00 74LS01 74LS02 74LS03 74LS04 74LS05 74LS08 74LS09 74LS10 74LS12 74LS13 74LS15 74LS20 74LS21 74LS22 74LS26 74LS27 74LS28 74LS30 74LS32 74LS33 74LS37 74LS38 74LS40 74LS42 74LS47 74LS48 74LS51 74LS54 74LS55 74LS74 74LS75 74LS76 74LS83 74LS85 74LS86 74LS90 74LS9 74LS13 74HCT24 74LS24 74HCT24 74LS25 74HCT54.
3-Bit Adder
- Write down all 8 possible additions of 3 bits, and show the two bits that result: Carry and Sum, in a manner similar to the example below
0 + 0 + 0 ------ X X
- Fill out the truth table below where a, b, and d are the three bits that are added together, C is the carry, and S the sum.
a b d | C S
-----------+--------
0 0 0 |
0 0 1 |
0 1 0 |
0 1 1 |
1 0 0 |
1 0 1 |
1 1 0 |
1 1 1 |
EXPERIMENT #2: INTEGRATED CIRCUITS AND LOGIC GATES
