Difference between revisions of "CSC270 Lab 4 2016"

From dftwiki3
Jump to: navigation, search
(→‎Part 2)
(→‎Part 4)
 
(10 intermediate revisions by the same user not shown)
Line 27: Line 27:
 
==NOR RS Latch==
 
==NOR RS Latch==
 
* Build an RS Latch with NOR gates (74LS02), as illustrated in the diagram below.  Be careful, the pinout for the NOR gate is not the same as for the NAND gate.
 
* Build an RS Latch with NOR gates (74LS02), as illustrated in the diagram below.  Be careful, the pinout for the NOR gate is not the same as for the NAND gate.
−
* Energize the R and S inputs and transcribe the behavior of the Latch in a timing diagram.
+
* Connect the R and S signals to the A' and B' Logic Switches (momentary switches), so that they are always 0 when not pressed.
 +
* Push on the  R and S switches in a sequence, such as R, R, R, S, S, R, S, and transcribe the behavior of the Latch in a timing diagram.
 
<br />
 
<br />
 
[[Image:LatchWithNORS.png|350px|center]]
 
[[Image:LatchWithNORS.png|350px|center]]
 
<br />
 
<br />
 
<br />
 
<br />
−
* Demonstrate the correct behavior of the circuit to your instructor.  Show that the circuit "''remembers''" what switch is being activated.
+
* Demonstrate the correct behavior of the circuit to your instructor.  Show that the circuit "''remembers''" what switch has being activated last, hence that the latch has "memory."
  
 +
<br />
 
==NAND RS Latch==
 
==NAND RS Latch==
−
* Build an RS Latch with NAND gates, as illustrated below.  Be careful, the pinout for the NOR gate is not the same as for the NAND gate, so you cannot just swap the two circuits.
+
<br />
−
* Energize the R and S inputs and transcribe the behavior of the Latch in a timing diagram.
+
* Build an RS Latch with NAND gates, as illustrated below.  <font color="magenta">Be careful; the pinout for the NOR gate is '''not the same''' as for the NAND gate, so you cannot just swap the two circuits!</font>
 +
* Connect the R and S signals to the A and B logic indicators, so that R and S will be 1 when not activated.
 +
* Energize the R and S similarly to the way you did with the NOR latch, and transcribe the behavior in a timing diagram.
 
<br />
 
<br />
 
[[Image:LatchWithNands.png|350px|center]]
 
[[Image:LatchWithNands.png|350px|center]]
 
<br />
 
<br />
−
* Demonstrate the correct behavior of the circuit to your instructor.  Show that the circuit "''remembers''" what switch is being activated.
+
* Demonstrate the correct behavior of the circuit to your instructor.  Show that the circuit "''remembers''" what logic switch was last activated.
 
<br />
 
<br />
 +
 
=Part 2=
 
=Part 2=
 
<br />
 
<br />
 +
In this section you will work with the oscilloscope and learn how to use its most useful features.
 
{|
 
{|
 
|
 
|
−
* Do the [[CSC270_Tektronix_Scope_Lab | Tektronix Scope Lab]] (separate Wiki page)
+
* Go to this [[CSC270_Tektronix_Scope_Lab | page]] and learn how to use the Tektronix Scope Lab.
 
|
 
|
 
[[File:HPScopeFace2.png|400px]]
 
[[File:HPScopeFace2.png|400px]]
Line 58: Line 64:
 
=Part 4=
 
=Part 4=
 
<br />
 
<br />
−
* Capture the behavior of the NOR RS latch when both R and S are connected to the Test-Point 1 and Test-Point 2 of the HP test board. Make sure you connect the GND of the board to the GND of the kit.
+
* Implement the following circuit with a 74LS74 D-Flip-flop:
−
 
+
<br />
−
* Edit the capture you made (either draw it or edit the graphic file captured on your USB stick) and indicate which part of the timing diagram corresponds to the latch being
+
[[Image:ToggleWithA7474.png|450px|center]]
−
** in "memory" state,  
+
<br />
−
** in "store 1" state,  
+
* Connect the Ck signal (the clock) to the Clock signal on the kit, and set the frequency to 1 Hz
−
** in "store 0" state, and
+
* Connect the Ck signal to an Logic Indicator.
−
** in the "forbidden state."
+
* Connect the Q output of the D Flip-flop to another Logic Indicator.
−
 
+
* What is the frequency of the Q signal?  0.5 Hz, 1Hz, or 2 Hz?
 +
* Draw a timing diagram for Ck and Q.
 
<br />
 
<br />
−
 
+
* Slide the frequency switch to 100KHz.  Are the Logic Indicators still oscillating ON and OFF?
 +
* Use the scope to observe Ck and Q.  Connect Probe 1 to Q, and Probe 2 to Ck.
 +
* Does the timing diagram shown by the scope similar to the timing diagram you created above?  Why or why not?
 +
* Make sure you demonstrate the timing diagram on scope to your instructor!
  
  
Line 73: Line 83:
  
 
<br />
 
<br />
−
 
+
[[Image:74LS74.png|300px|center]]
 
<br />
 
<br />
  

Latest revision as of 19:01, 17 February 2016

--D. Thiebaut (talk) 11:40, 16 February 2016 (EST)


This lab is the transition lab, from combinational logic, to sequential logic. The main instrument to observe sequential circuits is the oscilloscope, which you will be using for the first time today.


CS270Nand.png
      74LS00 NAND

          

CS270Nor.png
       74LS02 NOR



Part 1

NOR RS Latch

  • Build an RS Latch with NOR gates (74LS02), as illustrated in the diagram below. Be careful, the pinout for the NOR gate is not the same as for the NAND gate.
  • Connect the R and S signals to the A' and B' Logic Switches (momentary switches), so that they are always 0 when not pressed.
  • Push on the R and S switches in a sequence, such as R, R, R, S, S, R, S, and transcribe the behavior of the Latch in a timing diagram.


LatchWithNORS.png



  • Demonstrate the correct behavior of the circuit to your instructor. Show that the circuit "remembers" what switch has being activated last, hence that the latch has "memory."


NAND RS Latch


  • Build an RS Latch with NAND gates, as illustrated below. Be careful; the pinout for the NOR gate is not the same as for the NAND gate, so you cannot just swap the two circuits!
  • Connect the R and S signals to the A and B logic indicators, so that R and S will be 1 when not activated.
  • Energize the R and S similarly to the way you did with the NOR latch, and transcribe the behavior in a timing diagram.


LatchWithNands.png


  • Demonstrate the correct behavior of the circuit to your instructor. Show that the circuit "remembers" what logic switch was last activated.


Part 2


In this section you will work with the oscilloscope and learn how to use its most useful features.

  • Go to this page and learn how to use the Tektronix Scope Lab.

HPScopeFace2.png


Part 3


The digital kit has a clock signal that is oscillating at 1 KHz and 100 KHz. How accurate are these signals. Measure both of these signals and report on the error that might exist between the nominal value and what you measure. Is the error less than 1% of the nominal value? Less than 10% of the nominal value?

Part 4


  • Implement the following circuit with a 74LS74 D-Flip-flop:


ToggleWithA7474.png


  • Connect the Ck signal (the clock) to the Clock signal on the kit, and set the frequency to 1 Hz
  • Connect the Ck signal to an Logic Indicator.
  • Connect the Q output of the D Flip-flop to another Logic Indicator.
  • What is the frequency of the Q signal? 0.5 Hz, 1Hz, or 2 Hz?
  • Draw a timing diagram for Ck and Q.


  • Slide the frequency switch to 100KHz. Are the Logic Indicators still oscillating ON and OFF?
  • Use the scope to observe Ck and Q. Connect Probe 1 to Q, and Probe 2 to Ck.
  • Does the timing diagram shown by the scope similar to the timing diagram you created above? Why or why not?
  • Make sure you demonstrate the timing diagram on scope to your instructor!




74LS74.png




Retrieved from "http://dominiquethiebaut.com/dftwiki3/index.php?title=CSC270_Lab_4_2016&oldid=28606"