Difference between revisions of "CSC270 Class Page 2009"

From dftwiki3
Jump to: navigation, search
(→‎Weekly Schedule)
(→‎Motorola 68HC11 Documentation)
 
(47 intermediate revisions by the same user not shown)
Line 2: Line 2:
 
----
 
----
 
__TOC__
 
__TOC__
 +
 +
<center>
 +
[[Image:cant_sleep.png | 700px]]
 +
<br>From [http://xkcd.org/571/ xkcd]
 +
</center>
 +
 
=Prof and TA=
 
=Prof and TA=
 
{|
 
{|
Line 16: Line 22:
  
 
=Weekly Schedule=
 
=Weekly Schedule=
−
 
+
<onlysmith>
 
{| style="width:100%" border="1"
 
{| style="width:100%" border="1"
 
|- style="background:#ffdead;"
 
|- style="background:#ffdead;"
Line 219: Line 225:
 
**** See Appendix A, Figure A-14 for the timing diagram of a typical (multiplexed expansion) memory access.  
 
**** See Appendix A, Figure A-14 for the timing diagram of a typical (multiplexed expansion) memory access.  
 
** [http://www.ele.uri.edu/Courses/ele205/6811-Instructions/index.html 6811 Instruction Set], with hexadecimal opcodes. A reverse map, from hex to instructions can be found [http://home.earthlink.net/~tdickens/68hc11/68hc11_opcode_map.html here.]  
 
** [http://www.ele.uri.edu/Courses/ele205/6811-Instructions/index.html 6811 Instruction Set], with hexadecimal opcodes. A reverse map, from hex to instructions can be found [http://home.earthlink.net/~tdickens/68hc11/68hc11_opcode_map.html here.]  
−
* '''Wednesday:'''
+
** [[Media:CSC270_Assembly_Instructions.pdf | 2-Page List]] of all the 6811 Instructions
 +
** [http://www.aspisys.com/asm11.htm Software] for the 6811
 +
*  '''Wednesday:'''
 +
** Concentration on Assembly Language
 +
** [[Image:CSC270_6811_Listing_Format.png | 200 px | right ]] Listing format
 +
*** opcodes,  mnemonics, directives, columnar format
 +
** The instructions
 +
** Addressing Modes: inherent, immediate, direct, extended, indexed, relative
 +
** Exercises, exercises, exercises!!!
 
----
 
----
 
* [[CSC270_Lab_6 | Lab #6 ]]
 
* [[CSC270_Lab_6 | Lab #6 ]]
 +
* [[CSC270_Homework_7 | Homework #7]]
 
||
 
||
 
*Read the [[Media:6811Manual.pdf |6811 Manual ]] for this week.  Quiz on Monday 3/30/09 on this material.
 
*Read the [[Media:6811Manual.pdf |6811 Manual ]] for this week.  Quiz on Monday 3/30/09 on this material.
Line 233: Line 248:
 
* '''Monday:'''  
 
* '''Monday:'''  
 
** Quiz on the information in [[Media:6811Manual.pdf |6811 Manual ]] (You can skip Section 4)
 
** Quiz on the information in [[Media:6811Manual.pdf |6811 Manual ]] (You can skip Section 4)
 +
** Timing Diagrams: conventions (transitions, floating signals, unknown, propagation times)
 +
** The E and R/W' signals (see the Google book [http://books.google.com/books?id=TcxukvTzxBcC&pg=PA435&lpg=PA435&dq=6811+timing+read+write+clock&source=bl&ots=XwSUe1MtSY&sig=dAOl2Ktzk58xsVCz4i6ARogMNcY&hl=en&ei=LqbQScOpIaLrlQfA55HWCQ&sa=X&oi=book_result&resnum=4&ct=result#PPA218,M1 ''MC68HC11, an introduction''] by Han-Way Huang, Section 5.7)
 +
** The timing of the execution of a 6811 instruction
 +
** the E signal
 +
** the R/W' signal
 +
** Timing of complete instructions
 +
*** LDAA #3
 +
*** LDAA 03
 +
*** LDAA 0003
 +
*** LDAA 3,X
 +
*** STAA 03
 +
*** STAA 0003
 +
*** STAA 3,X
 +
** Timing of a full program
 +
* '''Wednesday'''
 +
** Exercise: timing of an endless loop (preparation for the lab)
 +
** The conditional branch instructions and relative addressing mode
 
----
 
----
 +
* [[CSC270_Lab_7 | Lab #7 ]]
 +
* [[CSC270_Homework_8 | Homework #8]]
  
−
* &nbsp;
 
 
||  
 
||  
 
* &nbsp;
 
* &nbsp;
Line 243: Line 276:
 
| Week 11 <br /> 4/6
 
| Week 11 <br /> 4/6
 
||  
 
||  
−
* &nbsp;
+
*'''Monday'''
 +
** Relative Addressing
 +
** BRA, BEQ, BNE, etc.
 +
** Exercises
 +
* '''Wednesday'''
 +
** Designing a 1-bit I/O output port.
 +
** Decoding the address bus
 +
*** Ideal case: 1 RAM chip
 +
*** Case 2: 1 RAM + 1 ROM chips covering the whole space
 +
*** Case 3: 1 RAM + 1 ROM chips covering only 1/4 each of the whole address space
 +
*** Case 4: Add a memory-mapped 1-bit ouput port in the unused space
 
----
 
----
−
 
+
* [[CSC270_Lab_8 | Lab #8 ]]
−
*&nbsp;
+
* [[CSC270_Homework_9 | Homework #9]] and [[CSC270_Homework_9_Solution | Solution]]
−
||  
+
||
 
* &nbsp;
 
* &nbsp;
  
Line 255: Line 298:
 
| Week 12 <br /> 4/13
 
| Week 12 <br /> 4/13
 
||  
 
||  
−
* &nbsp;
+
[[Image:CSC270_74244.png | 100 px | right ]]
 +
[[Image:CSC270_74541.png | 100 px | right ]]
 +
[[Image:CSC270_74240.png | 100 px | right ]]
 +
 
 +
* '''Monday''':
 +
** [[CSC270_Lab_8_1/2 | Mini Lab]]: Two-bit port ( from [[CSC270_Lab_8#Two-bit_Port | Lab #8]])
 +
** Generating [http://www.electronics-project-design.com/Infrared-remote-control-software.html signals] for a remotely controlled device
 +
* '''Wednesday'''
 +
** Tri-state drivers
 +
 
 
----
 
----
−
 
+
* [[CSC270_Lab_9 | Lab #9]]
−
* &nbsp;
+
* [[CSC270_Homework_10 | Homework #10 ]] and [[CSC270_Homework_10_Solution | Solution]]
 
||  
 
||  
−
* &nbsp;
+
* Read the section on Tri-state buffers in Mano's textbook 
  
 
<!-- ================================================================== -->
 
<!-- ================================================================== -->
Line 266: Line 318:
 
| Week 13 <br /> 4/20
 
| Week 13 <br /> 4/20
 
||  
 
||  
−
* &nbsp;
+
[[Image:CSC270_centronics.jpg | 150px | right ]]
 +
[[Image:CSC270_parallelPortTiming.jpg | 150px | right]]
 +
* '''Monday''': The Parallel Port.  Control, Status, Data registers.
 +
** Signals (see [http://www.nullmodem.com/Centronics.htm this link])
 +
** Protocol with Strobe and Ack (see [[Media:CSC270_ParallelPort.pdf | this document]])
 +
** Driver code for outputting a byte to a Centronics Port
 +
* '''Wednesday''': the 2114 RAM
 +
** Timing requirement of the 2114
 +
** Wiring a 2114 to a 6811
 +
** Software testing
 
----
 
----
−
 
+
* [[CSC270_Lab_10 | Lab #10]]
−
*&nbsp;
+
* [[CSC270_Homework_11 | Homework #11 ]] &nbsp;  
 
||  
 
||  
−
* &nbsp;
+
* Parallel Port References
−
 
+
** [http://www.nullmodem.com/Centronics.htm Signal] description
 +
**  [[Media:CSC270_ParallelPort.pdf | Protocol ]]
 +
** [[Media:CSC270_75574.pdf | Octal D-Flipflop]]
 
<!-- ================================================================== -->
 
<!-- ================================================================== -->
 
|- style="background:#eeeeff" valign="top"
 
|- style="background:#eeeeff" valign="top"
 
| Week 14 <br /> 4/27
 
| Week 14 <br /> 4/27
 
||  
 
||  
−
* &nbsp;
+
[[Image:Sim2.jpg | right | 150 px]]
−
* 4/29: <font color="purple">'''1-week Take-Home Final Exam'''</font>
+
* '''Monday''': Selected Topics in Computer Architecture
 +
** [[CSC270 Exercises on Memory Configuration | Exercises]] on memory
 +
** ROM-based sequencers
 +
** Hardware simulator
 +
<!--A bird's eye view of Computer Architecture. 
 +
** Processors: microprogram, caches, pipeline, Branch-Prediction Table
 +
** Ports: USB
 +
** Memory: dynamic RAM-->
 +
* '''Wednesday''':  
 +
* <font color="purple">'''1-week Take-Home Final Exam'''</font>
 +
* No lab
 
----
 
----
  
−
* &nbsp;
+
* [[CSC270 Final Exam | Final Exam]]
 
||  
 
||  
 
* &nbsp;
 
* &nbsp;
Line 287: Line 360:
  
 
|}
 
|}
−
 
+
</onlysmith>
 
----
 
----
−
[[CSC270 | Back]] To Main Page
+
[[CSC270 2009 | Back]] To Main Page
 
----
 
----
  
Line 309: Line 382:
  
 
==Integrated Circuit Data-Sheets==
 
==Integrated Circuit Data-Sheets==
−
  [[Image:Ic.jpg | right]]
+
  [[Image:Ic.jpg |250px | right]]
  
 
* [http://tams-www.informatik.uni-hamburg.de/applets/hades/webdemos/10-gates/00-gates/xor.html Java Applets] demonstrating most logical gates
 
* [http://tams-www.informatik.uni-hamburg.de/applets/hades/webdemos/10-gates/00-gates/xor.html Java Applets] demonstrating most logical gates
Line 317: Line 390:
  
 
* [http://cs.smith.edu/~thiebaut/classes/270/datasheets/DM9368.pdf  9368]
 
* [http://cs.smith.edu/~thiebaut/classes/270/datasheets/DM9368.pdf  9368]
−
* [http://cs.smith.edu/~thiebaut/classes/270/datasheets/nte2114.pdf  2114 1Kx4 RAM]
+
* [http://cs.smith.edu/~thiebaut/classes/270/datasheets/nte2114.pdf  2114 1Kx4 RAM] ([[Media:2114_datasheet.pdf | with  timing information]] )
 +
* [[Media:CSC270_75574.pdf | Octal D-Flipflop]] (we do not have these chips in our current collection of chips)
  
 
== Motorola 68HC11 Documentation==
 
== Motorola 68HC11 Documentation==
Line 339: Line 413:
 
<br />
 
<br />
 
<br />
 
<br />
 +
 
----
 
----
 
[[CSC270 | Back]] To Main Page
 
[[CSC270 | Back]] To Main Page
 
----
 
----
 +
<br /><br />
 +
[[Category:CSC270]]

Latest revision as of 08:47, 7 October 2010

Back to Main Page for CSC270

Cant sleep.png
From xkcd

Prof and TA

Dominique Thiébaut email
Dept. Computer Science
McConnell Hall, 208.
Telephone: 3854
Office hours MW 10:30-12:00, W 1-3, and by appointments


The TA for the class is Lei Lei, and her hours and location are available here

Weekly Schedule


This section is only visible to computers located at Smith College

Back To Main Page

Links and Resources

Programs

Software

Pspice9.jpg

PSpice 9

  • Pspice 9, Student version. An nice alternative to drawing schematics by hand.
  • This is a Windows version. (I have tried to make it work under wine/Mac OS X but haven't been able to make it load the libraries correctly)
  • Make sure you select the schematics option when installing the software.
  • Select Tools/Schematics when starting the editor
  • The schematics editor is located in C:\Program Files\OrCAD_Demo\PSpice\PDesign.exe upon installation.
  • Download here!
  • PSpice Tutorial

Integrated Circuit Data-Sheets

Ic.jpg

Motorola 68HC11 Documentation

6811.jpg
  • Good source of info on the 6811.
  • 6811 FAQs.
  • The official Motorola | 68HC11A8 Data Sheet. Fairly cryptic...
  • A Motorola 6811 Manual. It is a nicely written refresher on many concepts of assembly language applied to the 6811.
    • Check Section 3.2 on addressing modes (inherent, direct, extended, indexed, relative).
    • Get a refresher for the different instruction types (arithmetic, shifts, control, etc) in Section 3.4.
    • The condition code register is covered in Section 3.5.
  • M68HC11 Technical Reference, Motorola
    • Section 6.5 shows the instructions in logical groups.
  • M68HC11 Pocket Reference.
    • Very useful, on Page 15, a list of all the opcodes supported by the 6811, in numerical (hex) order.
  • 68HC11A8 Technical Reference: a hardware and engineering description. of the 6811, its ports, and how it operates.
    • See Section 10 for a cycle-by-cycle description of the execution of each instruction.
    • See Appendix A, Figure A-14 for the timing diagram of a typical (multiplexed expansion) memory access.




Back To Main Page



Retrieved from "http://dominiquethiebaut.com/dftwiki3/index.php?title=CSC270_Class_Page_2009&oldid=8455"